

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

DATE MAILED: 07/31/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/714,302	11/14/2003	Andrew H. Barr	200308580-1	2112
22879	22879 7590 07/31/2006		EXAMINER	
HEWLETT PACKARD COMPANY P O BOX 272400, 3404 E. HARMONY ROAD INTELLECTUAL PROPERTY ADMINISTRATION			MCCARTHY, CHRISTOPHER S	
			ART UNIT	PAPER NUMBER
FORT COLLINS, CO 80527-2400		2113	**	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/714,302	BARR ET AL.				
Office Action Summary	Examiner	Art Unit				
	Christopher S. McCarthy	2113				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  If NO period for reply is specified above, the maximum statutory period v  Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim vill apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONEI	l.  ely filed  the mailing date of this communication.  O (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on <u>14 November 2003</u> .						
· <u> </u>	<del>, _</del>					
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) ☐ Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-20 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	vn from consideration.					
Application Papers						
<ul> <li>9) The specification is objected to by the Examine 10) The drawing(s) filed on 14 November 2003 is/an Applicant may not request that any objection to the Replacement drawing sheet(s) including the correction 11)</li> <li>The oath or declaration is objected to by the Examine 10.</li> </ul>	re: a) $\square$ accepted or b) $\square$ objected drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)  1)  Notice of References Cited (PTO-892)	4) 🔲 Interview Summary	(PTO-413)				
<ul> <li>2) Notice of Traffsperson's Patent Drawing Review (PTO-948)</li> <li>3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)         Paper No(s)/Mail Date 1-3.     </li> </ul>	Paper No(s)/Mail Da	te stent Application (PTO-152)				

### **DETAILED ACTION**

## **Double Patenting**

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

Claims 1-3, 7, 9-14 of U.S. Patent Application #10/714,386 contain every element of claims 1-3, 6-14 of the instant application and as such anticipates claims 1-3, 6-14 of the instant application.

"A later patent claim is not patentably distinct from an earlier patent claim if the later claim is obvious over, or anticipated by, the earlier claim. In re Longi, 759 F.2d at 896, 225 USPQ at 651 (affirming a holding of obviousness-type double patenting because the claims at issue were obvious over claims in four prior art patents); In re Berg, 140 F.3d at 1437, 46 USPQ2d at 1233 (Fed. Cir. 1998) (affirming a holding of obviousness-type double patenting where a patent application claim to a genus is anticipated by a patent claim to a species within that genus). "ELI LILLY AND COMPANY v BARR LABORATORIES, INC., United States Court of Appeals for the Federal Circuit, ON PETITION FOR REHEARING EN BANC (DECIDED: May 30, 2001).

Application/Control Number: 10/714,302 Page 3

Art Unit: 2113

## Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Adamane et al. U.S. Patent Application Publication US2003/0115385A1 in view of *Microsoft Computer Dictionary* (Microsoft).

As per claim 1, Adamane teaches a computer system comprising: a processor (fig. 1, 101); a first bus coupled to the processor (fig. 1, 102); a memory coupled to the first bus (fig. 1, 104,108); a first input/output (I/O) controller coupled to the first bus (fig. 1, 118; fig.2, 202; ¶ 0015); and a test module coupled to the first I/O controller (¶ 0015, 0021); wherein the test module is configured to cause tests to be performed on the memory using the first bus (¶ 0021). Adamane does not explicitly teach a memory coupled to the memory controller and, therefore, a memory controller coupled to the first bus. Microsoft teaches a memory controller (page 112, in the definition of a control unit). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the memory controller of Microsoft in the memory system of Adamane. It would have been obvious to one of ordinary skill in the art to use the memory controller of Microsoft in the memory system of Adamane because Microsoft teaches the controller to control access to the unit; this is an explicit desire of Adamane (¶ 0015).

As per claim 2, Adamane teaches the computer system of claim 1 further comprising: an operating system (¶ 0011, 0013, wherein, Adamane teaches the processing system to be running

a set of instructions/program that imparts functionality to the system, in light of the taught system having software that controls devices such as memories, and I/O devices, the examiner contends that this functional program is an operating system, according to the Microsoft Computer Dictionary definition of a n operating system (page 321)); wherein the processor is configured to cause the operating system to be booted (¶ 0011, wherein, if the processor runs the functional program, it must have started/booted the operating system at an earlier time), and wherein the test module is configured to cause the tests to be performed on the memory using the first bus subsequent to the operating system being booted (¶ 0015, wherein, the operating system must be running/been booted to operate the system).

As per claim 3, Adamane teaches the computer system of claim 1 further comprising: an operating system (¶ 0011, 0013, wherein, Adamane teaches the processing system to be running a set of instructions/program that imparts functionality to the system, in light of the taught system having software that controls devices such as memories, and I/O devices, the examiner contends that this functional program is an operating system, according to the Microsoft Computer Dictionary (page 321)); wherein the processor is configured to cause the operating system to be executed (¶ 0011), and wherein the test module is configured to cause the tests to be performed on the memory using the first bus during execution of the operating system (¶ 0015, wherein, the operating system must be running/been booted to operate the system).

As per claim 4, Adamane teaches the computer system of claim 1 wherein the first bus comprises a system bus (fig. 1, 102).

Application/Control Number: 10/714,302

Art Unit: 2113

As per claim 5, Adamane teaches the computer system of claim 1 further comprising: a second I/O controller coupled to the first bus (fig. 1, 118; fig. 2, 202; a second bus coupled to the second I/O controller (fig.1, 116); and a device coupled to the second bus (fig. 1, 118).

As per claim 6, Adamane teaches the computer system of claim 1 wherein the test module is configured to cause tests to be performed on the memory using the first bus by providing read and write transactions to the first I/O controller (¶ 0021).

As per claim 7, Adamane teaches the computer system of claim 6 wherein the read and write transactions comprise direct memory access (DMA) transactions (¶ 0015, 0021).

As per claim 8, Adamane teaches the computer system of claim 1 further comprising: a bus bridge coupled to the first bus and the first I/O controller (fig. 1, 110).

As per claim 9, Adamane teaches a method performed by a computer system that includes a memory comprising: selecting a portion of the memory for testing during operation of the computer system (¶ 0015, wherein a portion of memory can be said to be the cache of the memory system as a whole); generating a test transaction in a test module coupled to an input/output (I/O) controller (¶ 0015, 0022); and providing the test transaction to the portion using direct memory access (DMA) (¶ 0015, 0022).

As per claim 10, Adamane teaches the method of claim 9 further comprising: detecting an error that occurs in response to the test transaction (¶ 0022, wherein, false sharing is indicative of an invalid action); and performing a remedial action in response to detecting the error (¶ 0015, wherein, the results are stored and further analyzed to observe the effects of the action).

As per claim 11, Adamane teaches the method of claim 9 further comprising: providing the test transaction from the test module to the I/O controller (¶ 0015, 0022); providing the test

transaction from the I/O controller to a bus bridge (fig. 1); providing the test transaction from the bus bridge to a system bus (fig. 1); providing the test transaction from the system bus to a memory (fig. 1); and providing the test transaction from the memory controller to the portion (fig. 1; ¶ 0015). Adamane does not explicitly teach a memory controller. Microsoft teaches a memory controller (page 112, in the definition of a control unit). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the memory controller of Microsoft in the memory system of Adamane. It would have been obvious to one of ordinary skill in the art to use the memory controller of Microsoft in the memory system of Adamane because Microsoft teaches the controller to control access to the unit; this is an explicit desire of Adamane (¶ 0015).

As per claim 12, Adamane teaches the method of claim 11 further comprising: storing information in the memory in response to the test transaction being a write transaction (¶ 0015).

As per claim 13, Adamane teaches the method of claim 11 further comprising: in response to the test transaction being a read transaction (¶ 0015, 0021): providing information associated with the test transaction from the portion to the memory (fig. 1); providing the information from the memory to the system bus (fig. 1); providing the information from the system bus to the bus bridge (fig. 1); providing the information from the bus bridge to the I/O controller (fig. 1; fig. 2); and providing the information from the I/O controller to the test module (fig. 2). Adamane does not explicitly teach a memory controller. Microsoft teaches a memory controller (page 112, in the definition of a control unit). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the memory controller of Microsoft in the memory system of Adamane. It would have been obvious to one of ordinary

skill in the art to use the memory controller of Microsoft in the memory system of Adamane because Microsoft teaches the controller to control access to the unit; this is an explicit desire of Adamane (¶ 0015).

As per claim 14, Adamane teaches the method of claim 9 further comprising: providing the test transaction from the test module to the I/O controller (fig. 2); providing the test transaction from the I/O controller to a system controller (fig. 1); providing the test transaction from the system controller to a memory (fig. 1); and providing the test transaction from the memory controller to the portion (fig. 1; ¶ 0015, 0021). Adamane does not explicitly teach a memory controller. Microsoft teaches a memory controller (page 112, in the definition of a control unit). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the memory controller of Microsoft in the memory system of Adamane. It would have been obvious to one of ordinary skill in the art to use the memory controller of Microsoft in the memory system of Adamane because Microsoft teaches the controller to control access to the unit; this is an explicit desire of Adamane (¶ 0015).

As per claim 15, Adamane teaches a computer system comprising: a processor (fig. 1); a bus coupled to the processor (fig. 1); an input /output (I/O) controller (fig. 2); and a test module coupled to the I/O controller (fig. 2); wherein the test module is configured to cause tests to be performed on the memory using direct memory access (DMA) (fig. 2; ¶ 0015). Adamane does not explicitly teach a system controller and all the claimed couplings to the system thereof, but does teach a memory (fig. 1). Microsoft teaches a system controller in the form of a memory controller (page 112, in the definition of a control unit). It would have been obvious to one of ordinary skill in the art at the time the invention was made to use the memory controller of

Microsoft in the memory system of Adamane. It would have been obvious to one of ordinary skill in the art to use the memory controller of Microsoft in the memory system of Adamane because Microsoft teaches the controller to control access to the unit; this is an explicit desire of Adamane (¶ 0015).

As per claim 16, Adamane teaches the computer system of claim 15 further comprising: an operating system (¶ 0011, 0013, wherein, Adamane teaches the processing system to be running a set of instructions/program that imparts functionality to the system, in light of the taught system having software that controls devices such as memories, and I/O devices, the examiner contends that this functional program is an operating system, according to the Microsoft Computer Dictionary (page 321)); wherein the processor is configured to cause the operating system to be booted (¶ 0011, wherein, if the processor runs the functional program, it must have started/booted the operating system at an earlier time), and wherein the test module is configured to cause the tests to be performed on the memory using DMA subsequent to the operating system being booted (¶ 0015, wherein, the operating system must be running/been booted to operate the system).

As per claim 17, Adamane teaches the computer system of claim 15 further comprising: an operating system (¶ 0011, 0013, wherein, Adamane teaches the processing system to be running a set of instructions/program that imparts functionality to the system, in light of the taught system having software that controls devices such as memories, and I/O devices, the examiner contends that this functional program is an operating system, according to the Microsoft Computer Dictionary (page 321)); wherein the processor is configured to cause the operating system to be executed (¶ 0011), and wherein the test module is configured to cause the

Page 9

Art Unit: 2113

tests to be performed on the memory using DMA during execution of the operating system (¶ 0015, wherein, the operating system must be running/been booted to operate the system).

As per claim 18, Adamane teaches the computer system of claim 15 wherein the bus comprises a system bus (fig. 1, 102).

As per claim 19, Adamane teaches the computer system of claim 15 wherein the test module is configured to cause tests to be performed on the memory using DMA by providing read and write transactions to the I/O controller (¶ 0021).

As per claim 20, Adamane teaches the computer system of claim 19 wherein the read and write transactions comprise direct memory access (DMA) transactions (¶ 0015, 0021).

### Conclusion

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure: See attached PTO-892.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christopher S. McCarthy whose telephone number is (571)272-3651. The examiner can normally be reached on M-F, 9 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571)272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/714,302 Page 10

Art Unit: 2113

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Christopher S. McCarthy

Examiner Art Unit 2113